Abstract-In this paper, an integrated EDMOS H-bridge that incorporates both segmented output transistors and segmented gate drivers is presented. This fully segmented design approach allows the output resistance of the H-bridge and the output resistance of the gate drivers to be dynamically adjusted. Dynamic adjustment of these parameters allows for the continuous optimization of the power conversion efficiency of the H-bridge over a wide range of output currents. The IC chip is fabricated using TSMC's 0.18 µm BCD Gen-2 process technology. The H-bridge is operated with a 10 V input, 2 V output and a load current between 0.02 A and 4 A. The presented design achieves power conversion efficiency improvements of 32% and 8% at light load current and heavy load current, respectively, when compared to traditional fixed power transistor designs. Furthermore, the dynamically adjustable output resistance of the gate drivers allows for suppression of switching node ringing and conducted EMI (CEMI) by 5.5 dB with no a significant reduction in efficiency.
I. INTRODUCTION
The H-bridge topology is a highly versatile power converter with numerous modern applications such as Class-D audio amplifiers, motor drives and DC-AC power conversion. As with any switch mode power supply (SMPS), the overall power efficiency of an H-Bridge is highly dependent on the design and operation of the output stage. Gate driver loss, switching loss and conduction loss are three of the primary sources of loss in SMPS, all of which originate in the output stage [1] .
It is well known that at light load conditions, gate driver loss is dominant. Gate driver loss can be mitigated by decreasing the output stage transistor size [2] . This design strategy reduces that gate capacitance that must be charged and discharged every cycle. Additionally, a smaller gate driver is preferred, eliminating the unnecessary charging and discharging of capacitances internal to the gate driver [3] . For heavy load current, conduction loss is dominant. If large output transistors are used, the output resistance is lower and subsequently the conduction loss is reduced. In addition to this design preference, a gate driver with a low output resistance can reduce switching loss by reducing the turn-on and turn-off transition times. This would reduce power loss due to shootthrough currents.
In practice, the parasitic inductance from the bond wires, printed circuit board, and the parasitic capacitance at the drain of the EDMOS devices can produce significant current and voltage ringing at the output switching nodes of the Hbridge [4] . This behavior is undesirable as it can significantly contribute to the Conducted EMI (CEMI) produced by the system. Increasing the output resistance of the gate drivers is known to suppress current and voltage ringing. However, this strategy increases the turn-on and turn-off times of the transistors, increasing switching loss. Thus, a trade-off exists between CEMI caused by voltage and current ringing and overall efficiency of the H-bridge.
The observations above indicate that a traditional H-bridge design can only be optimized for a single load current. However, a constant load current is not common under most practical applications. In order to achieve high efficiency operation of the H-bridge over a wide range of load currents, both the gate drivers and the output transistors must be capable of changing size [5] . Segmentation is one way to achieve this functionality.
In this paper, an integrated H-bridge with segmented output transistors and segmented gate drivers is presented. For any given load current the best combination of output transistor size and gate driver size can be applied. Furthermore, digital SMPS controller would be naturally suited for on-the-fly. Section II presents the circuit implementation and the operating strategy of the H-bridge IC. Section III describes the experimental setup and measurement approach and then presents the experimental results for power efficiency optimization and CEMI reduction. Finally, conclusions and future work are discussed in Section V. the minimum pull up resistance (R pull up ) and pull down resistance (R pull down ) are 44 Ω and 17 Ω, respectively. The key parameters of each segment of the n-type EDMOS devices and the gate drivers are listed in Table I and Table II , respectively.
II. PROPOSED TECHNIQUE A. Design Approach

B. Efficiency Optimization strategy
Traditional H-bridge designs are optimized to exhibit high power conversion efficiency for a specific set of operating conditions, such as switching frequency, conversion ratio and load current [6] . The proposed H-bridge design allows for optimized operation under a much broader set of operating conditions. The work in this paper specifically examines the Table III .
C. CEMI Reduction Strategy
The high load current strategy outlined above utilizes a very low output resistance for gate drivers. Unfortunately, a low gate driver output resistance can lead to excessive ringing of the gate node of the transistor, which subsequently produces ringing on the switching nodes of the H-bridge. Thus, this operating strategy can potentially generate excessive CEMI. In order to minimize ringing on the switching node, an operation similar to that of [5] is employed. The gate driver output resistance (R out ) is set high for a short period while the power transistor turns-on or turns-off. The dynamic driving strategy is shown in Fig. 4 . As high side gate receives a switching signal, R out is first set to be low to decrease its rise time and then set to be high after the high side gate is turned on. In this process, two critical timing T pre and T post require careful tuning based on different gate strength combinations. 
III. EXPERIMENTAL SETUP
The experimental test-bench is as shown in Fig. 5 . For the work presented in this paper, half of the H-bridge is examined at a time, with the other half disabled. Thus, the experiments were performed with the H-bridge operated similarly to a buck converter, with the operating parameters listed in Table IV . In order to measure the power conversion efficiency over a wide range of output current, an electronic load with tunable effective resistance is used. Input voltage, input current and output voltage is probed using an [Agilent MSO-X 3024A] oscilloscope. The rise-time and overshoot of the switching node voltage is monitored in order to verify the effectiveness of the segmented gate driver. A DE2-115 FPGA board with an Altera Cyclone IV is used to generate the 1.8 V digital control signals. In order to investigate the effect of different gate driver output resistances on the CEMI produced by the system, the spectrum of the input current data are measured between 150 kHz and 50 MHz.
A. Turn-on Time and Switching Node Ringing
The behavior of the switching node voltage was recorded during turn-on of the high-side device for different gate driver output resistances. The recorded waveforms are as shown in Fig. 6 . It is evident that by decreasing the output resistance of the gate driver, the rise time of the switching node drops from 472 ns to 33 ns. However, a lower gate driver output resistance also produces a greater amount of ringing at the switching node and increases the voltage overshoot from 0% to 33%. Thus, there is a trade-off between turn-on time and overshoot, as shown in Fig. 7 . The switching node waveform for the proposed driving strategy can be found in Fig. 8 , in which the overshoot and ringing is suppressed by 25% while the turn-on time is maintained at 317 ns.
B. Efficiency Optimization
The presented optimization strategy aims to find the best combination of gate driver configuration and output stage configuration to maximize efficiency for a given current load. This optimization is performed for load currents between 0.02 A and 4 A. The power conversion efficiency for two typical combinations of output stage configuration and gate driver configuration is as plotted in Fig. 9 . These two configurations are Configuration A (when the output stage is configured such that only one segment is enabled and ×64 driving strength is used and Configuration B (all output transistor segments and all gate driver segments are enabled).
For Configuration A, efficiency increases from 6% to 12% relative to Configuration B, for a load current of 0.02 A. Configuration A exhibits a 25% efficiency improvement at light load. However, for higher load currents, the advantages of Configuration A disappear due to higher conduction loss and switching loss. The highest recorded efficiency of 86% occurs when the load current is 2 A and is achieved by Configuration B, which shows an 8% efficiency improvement at 4 A when compared to Configuration A. The results in Fig. 9 demonstrate that for a given load current, a specific H-bridge configuration will maximize efficiency. Furthermore, as the design is digitally controlled, the combination of output stage and gate drive segments can be continuously optimized as the load current changes.
C. CEMI Reduction
In order to investigate the conducted emissions of the strategy discussed in the previous session,, the input current of the H-bridge was monitored using a [T ektronixT CP A300] current probe. The CEMI was then determined by calculating the spectrum of the input current between 150 kHz and 50 MHz. The CEMI spectrum for the highest and proposed driving strength can be found in Fig.10 . This figure clearly shows that the peak CEMI within the range of 20 MHz to 40 MHz has a reduction of 5.5 dB.
IV. CONCLUSIONS This paper investigates a novel segmented H-bridge design technique whereby the best combination of segmented output stage and gate driver are used to maximize efficiency over a range of current loads. The design is capable of improving the power conversion efficiency by 25% under light load and 8% under heavy load conditions. Appropriate driving strength is also examined in this paper for switching node ringing suppression. A reduction in CEMI by 5.5 dB without any siginificant power conversion efficiency degradation is obtained. Further work will be focused on closed loop control of the H-bridge segments implemented on silicon. With this feature, the best operating combination and driving strategy can be self-tuned, on-the-fly.
